
Remarks:

Applicant has read and considered the Office Action dated March 2, 2010 and the references cited therein. Claims 1, 3, 8, 10-11 and 16 have been amended. Claim 5 was previously cancelled. Claims 1-4 and 6-16 are currently pending. Reconsideration is hereby requested.

Although it is believed that the expression "antenna plate" as used in the context of the present application clearly refers to an antenna substrate which is not electrically conductive, solely to avoid confusion and provide clarification, the expression "antenna plate" in claim 1 has been replaced with "antenna printed circuit board". In Sekine the solder material 13-2 is in contact with the dielectric material 14 of the coaxial line. This dielectric material 14 of the coaxial line, is clearly not a printed circuit board.

In the Response to Arguments, the Office Action states that Applicant has not provided convincing arguments as to why it is not possible to make the length of the central conductor in Sekine smaller than a quarter-wavelength for typical signals processed in high frequency applications, because the central conductor is extending through three different substrates. To demonstrate that it is not possible to make the length of the central conductor in Sekine smaller than a quarter wavelength, Figure 5 of Sekine is inserted below with the thicknesses of the different layers labelled. These thicknesses are estimated to have the following values by a person of ordinary skill in the art:



- $d_1 \approx 1.5 2 \text{ mm}$
- $d_2\approx 0.5\ mm$
- $d_3 \approx 0.5 \text{ mm}$

Applicant notes that layer 1 is a base plate and not a dielectric. Such a base plate is made of a metal and has a typical thickness of 1.5 to 2 mm, see also column 6, line 13 of Sekine. Layers 1 and 2 are substrates formed of a dielectric. Such substrates have a typical thickness of 0.5 mm.

In the present invention a thin printed circuit board is used typically having a thickness of about 0.25 mm. This is ten times thinner than what is disclosed in Sekine and therefore many times smaller. In addition, this provides for accurate results for processing high frequency signals above 10 GHz. Claim 1 now recites a device for processing high frequency signals above 10 GHz and that the length of the passage is to be many times smaller than a quarter

wavelength of the signal to be processed by the antenna. Support for this language is found in the specification and claims are originally filed and no new matter has been added.

The Office Action notes that the claim language refers only to a metal passage, which can encompass a coaxial line. However, claim 1 on file refers to a metal passage through the antenna plate that transposes into a bond pad against the antenna plate on the second side. In Sekine, even if the central conductor of the coaxial line is considered to be a metal passage, such a metal passage does not transpose into a bond pad against the second side of the antenna plate. The solder 13-2 is clearly not a pad. However, to eliminate any confusion in claim 1, the expression "a metal passage through the antenna plate which transposes into a bond pad against the antenna plate on the second side" has been replaced with "a metal passage through a hole in the antenna printed circuit board, the hole defining a wall, said metal passage being in direct contact with the wall of said hole and said metal passage transposing into a bond pad against and in direct contact with the second side of the antenna printed circuit board".

The Office Action also contends that the term "a metal via" which is used in claim 10 is not substantially different from "a metal passage" cited in claim 1. Applicant respectfully disagrees with this objection. A via as used in the context of the present invention, i.e. as used in an electronics context, refers to a "vertical interconnect access" which is a plated through-hole that provides an electrical connection between two sides of a board or between different layers in the case of a multi-layered structure. To support this definition of "via", Applicant includes definitions from multiple sources included as Exhibits attached hereto. As will be further detailed below, neither Sekine nor Tsai disclose a structure in which a via is used as in the present invention

Claims 1-9 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Sekine. In view of the amendments made to claim 1, Sekine does not teach a passage through an antenna printed circuit board which transposes into a bond pad against and in direct contact with the

second side of the antenna printed circuit board, wherein the passage is in contact with the wall of the hole through the antenna printed circuit board. Further, Sekine does not have a bond wire connected between an electronic component and the central conductor 6 or the solder material 13-2. Although Figure 6 of Sekine discloses bond wires, the bond wires of Sekine extend between a chip 4 and a metal pattern on circuit substrate 3 and not on the base plate 1. Applicant asserts that claim 1 patentably distinguishes over Sekine or any other prior art or combination thereof and requests that the rejection be withdrawn.

Regarding claim 2, Applicant asserts that it is the combination of having a very short metal passage through the antenna substrate that transposes in a bond pad and a very short bond wire connecting said bond pad with the electronic component that achieves the advantages of the invention as recited in claim 2. Those advantages are not obtained with the structure of Sekine and are not obvious in view of Sekine.

Claim 3 has been amended and it is now clear that the conductive plate is provided on the second side with a recess for the bond pad, and that the electronic component is mounted on the conductive plate. The Office Action refers to an element 5 in figure 1. Applicant asserts that this characterization is incorrect, since element 5 is a cover plate and not an electrically conductive plate arranged against the second side of a substrate. It may be possible that the Office Action intended to reference ground plane 21 or ground plane 31 where metal patterns are provided with a recess for the central conductor 6 of the coaxial line. However, when amended claim 3 is read in conjunction with claim 1, it is clear that the combination of claimed features is not disclosed or suggested by Sekine. In Sekine, the metal patterns 31, 21 are not arranged as in the present invention on the second side of an antenna printed circuit board and spaced apart at a distance of a thickness of the bond pad. Moreover, the chip 4 is not provided on this ground plane, but on the electrically conductive base 1.

Regarding claim 8, the Office Action states that Sekine teaches that the periphery of the passage substantially corresponds with the width of the power supply line. Applicant asserts that this characterization is not true. From Figure 1 for example, it is clear that the central conductor 6 is many times thinner than the width of the metal patterns of the planar antenna. In order to further clarify claim 8, the periphery being calculated as the diameter of the passage multiplied with II has been added.

Claims 10-16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Tsai.

However, it is believed that Tsai is not correctly interpreted and Applicant traverses the rejection.

According to the Office Action, element 162 in Figure 1 of Tsai would be an electronic component. Applicant asserts that with a careful reading of Tsai, this is incorrect. Element 162 is a metal block of a hinge base 16 of a computer, see also Figure 4 of Tsai, which shows the hinge base.

Moreover, the Office Action characterizes element 222 as a metal via. Applicant asserts that this cannot be so. Element 222 is a circular aperture. As explained in column 2, lines 37-42 of Tsai, the cable 28 (a coaxial cable) comprises a conductive core wire 282 and a conductive ground shield 284 around the core wire 282. The core wire 282 is inserted through the second surface 223, the aperture 222 and the first surface 221 and is soldered to an inner extreme point 242 of the antenna 24 on the first surface 221. The ground shield 284 connects with the metal sheet 26 on the second surface 223 near an inner extreme point 262 of the metal sheet 26. Therefore, the circular aperture 222 is not a metal via and does not transpose in a bond pad.

In addition, the Office Action states that element 284 is a bond pad. However, element 284 is the conductive ground shield of the coaxial cable 28.

The Office Action also contends that there is a metal bond wire (connection between 284 and 262, Figure 3) between the electronic component and the bond pad. As mentioned above, element 284 is not a bond pad. Moreover, element 262 is not an electronic component, but merely a metal sheet for forming the ground plane of the antenna.

Applicant further notes that there is no electronic component mounted on the second side of the printed circuit board 22. There is an electrical wire 282 passing through aperture 222 and connected with the coaxial cable 28. It is this coaxial cable 28 that is connected to an electronic component inside a computer. This is a fundamentally different structure compared with the present invention where an electronic component is mounted on the second side 223 of the printed circuit board.

In view of the arguments and clarification provided above, Applicant asserts that claim 10 is new, novel and non-obvious. Moreover, claim 10 has been amended to recite that the bond pad is in direct contact with the antenna printed circuit board. Applicant respectfully requests that the rejection be withdrawn.

Regarding claims 11-16, the same amendments have been made as to claims 2-9. As claims 1 and 10 are allowable when Tsai is correctly interpreted, the features of claim 11-16 are not disclosed or obvious in view of Tsai and Applicant asserts that these claims are also allowable.

A speedy and favorable action in the form of a Notice of Allowance is hereby solicited. If the Examiner feels that a telephone interview may be helpful in this matter, please contact Applicant's representative at (612) 336-4728. U.S. Patent Application Serial No. 10/582,573 Reply to Office Action dated March 2, 2010

Please consider this a PETITION FOR EXTENSION OF TIME for a sufficient number of months to enter these papers or any future reply, if appropriate. Please charge any additional fees or credit overpayment to Deposit Account No. 13-2725.

23552 PATENT TRADEMARK Respectfully submitted,

MERCHANT & GOULD P.C.

Dated:

Reg. No. 33,280 GAS/krn

Via (electronics)

From Wikipedia, the free encyclopedia

Via stands for "Vertical Interconnect Access" which is a vertical electrical connection between different layers of conductors in printed circuit board design. Vias are pads with plated holes that provide electrical connections between copper traces on different layers of the board. The holes are made conductive by electroplating, or are filled with annular rings or small rivets. High-density multi-layer PCBs may have microvias: blind vias are exposed only on one side of the board, while buried vias connect internal layers without being exposed on either surface. Thermal vias carry heat away from power devices. They are typically used in arrays of about a dozen vias.


In integrated circuit design, a via is a small opening in an insulating oxide layer that allows a conductive connection between different layers. A via on an integrated circuit is often called a through-chip via. A via connecting the lowest layer of metal to diffusion or poly is typically called a "contact".

See also

- Printed circuit board (PCB)
- Through-hole technology (THT)
- Surface-mount technology (SMT)

Retrieved from "http://en.wikipedia.org/wiki/Via (electronics)" Categories: Electronic design | Electronics manufacturing | Electronics stubs

- This page was last modified on 11 March 2010 at 12:08.
- Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. See Terms of Use for details. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.
- Privacy policy
- · About Wikipedia
- Disclaimers




Different types of vias: (1) Through hole. (2) Blind via. (3) Buried via.

The grey and green layers are nonconducting, while the thin orange layers and vias are conductive.



Plated-through holes, in this section there are eight on a multilaver board (hugely magnified)



Double layered plating in CAD. Vias makes EDA placement possible. Bottom layer - Red

Top layer - Blue





Vertalen Wooden (Hoofdaagins) Ontspanning

Synoniemen M. i DE ; EN 1 ES 1 FR

Werkwoorden

Spelling Spalngallaber Goad en Pout Spelngsontrole

Control Distortion

Distortion

Wordsmooth Net effects ball

Wordsmooth Net of Alf-Codes

Tellers in modere taken

Thirmwooderbooken

The site or English

Taalportalen N. | DE | EV | ES | FR

De website

very high frequency

Defetible EN: a Federal Communications Commission designate, our expanding to a metric ware between 1 and 10 m EN: very high frequency, metric wave, VHF NL: metrieke golf, VHF, zeer hoge frequentle

may at the band from 30 to 300

very low frequency

EN: very low frequency, VLF NL: zeer lage frequentie: VLF

EN: vestigial sideband, VSB NL: VSB, asymmetrische zijband, restzijband





228 woorden met de letter VI vange 1 2 3 4 5 Veigende Number Stead Toon alle themawoordenboeken

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z Overig

very high density plasma

EN: very high density plasma NL, plasma ven zeer hoge dichtheid - Definis Elit A plasma whose presum ercreds the mech for themonuteer residous to cutur.

Defraite DK a Federal Communications Commission designation for a frequency in the bend from 3 to 30 Ms.comespond to a mytemetric were between 10 and 100 km.

vestigial sideband

Definitio EHz a closband in which some of the the meditating signals, are greatly attenuated

restigial sideband

*U: asymmetrische zijband

vestigial sideband emission

Definitie Elt: a transmission where frequency comparents below the visual center are substantially suppressed EN: vestiglal sideband emission NL: restzijbandemissie

Definitive EVs. a light-emitting strode utilling fluorescent phospines which can be used in apharument display panels EN: VFD, vacuum fluorescent display

Definitie Bit the designation given to the

Delitibe Bit is federal Cosmunications Correspondent of the frequency in the band from 30 to 300 Miscorresponding to a metric wave between 1 and 10 m

VHF channel

Definition Efficient of the 6-MHz talevision channels designated by the numbers 2 through 13

EN: via, via hole, feedthrough NL: via-gat, via

vibrating batteries

EN: vibrating batteries NL: oscillerende batterijen Definite Bit tra batteries bat cass

vibration test

EN: vibration test



nformation Support

Breadhand Dawnload Windaws Downleads Jnux Downleads Poplease Track WidthOns RS232 Cables Glossey

Mail & Contacts

Printed Circuit Design-Glossary

Any glossary is bound to include mistakes of fact, emphasts, typography and omission. Pleose tell us obout those you notice - you con cut and paste sections to e-mail us your

If you click on these initial or other links and they don't work, probably the whole file is not yet loaded. Just wait a while, or until the busy indicator disappears, and try again. You can use the Browsers Find facility in the usual way to find things if you prefer.

Symbols A B C D E F G H I J K L M N O P Q R S T U Y W X Y Z

Symbols

Casual names for an extended RS-274D and RS-274X used to define Gerber Photoplot file format. 274X

Representation of a 3 dimensional object by means of three orthogonal views from the Pront, Side & Top.
See also Isometric Projection. 3rd Angle projection

⋖

Analogue

Designs and parts that use continuously variable voltage, carrent, resistance etc. to represent read world values. s.g. a voltage of I Volt might represent freezing point, and 2 volta boiling point. You might set switching thresholds for a thermostat using a comparator. See also Digital.

numbers used in the PCB, allowing for gate allocation, equivalent pin swapping, and similar that may take place during PCB layout. Adding notes to a selematic, in particular filling in the legends describing a component (e.g. IC2, R45, C3) and labelling the pin tags with the actual pin Annotation

A Pad Shape consisting of a doughnut shape. Uses include Annular Ring

 On a <u>Persecriplane</u>, to provide isolation for a drilled hole through it's centro.
Politing for powerplanes performed as a NEGATIVE-draw whereyou
Politing for Downschanes is performed as a NEGATIVE-draw whereyou
Politing for powerplanes is performed by the properties of the properties o A drill centre mark.

position and layer registration. Many manufacturers prefer an annular ring to an isolating disk because it prevents a void at the drilled hole which might introduce through-plating difficulties.

Antenna

A structure to transmit or receive electromagnetic radiation, In PCB design tracks may be deliberately designed in lines, loops or spirals to provide such function (e.g. Key-(ob transmitters). They may also be created unintentionally on high speed signals and generate interference, or on sensitive signals that makes a circuit sensitive to external electromagnetic radiation. Sec also EMC.

Application Software that performs some end-user task.

Application Programmers Interface - the facilities and controls offered to applications by the operating system and any add-ons. Normally includes Disk file handling, Timer services, Sereen (window) painting, Keyword and Mouse Ψ

A circuit element or wiring of gates that keeps changing states, usually at a regular rate to provide a 'clock' signal.

See also <u>Bistable</u> and <u>Monostable</u>.

Astable

See Automatic Test Equipment.

Automatic Test Equipment
A test jig designed to test and diagnose finished and/or bare PCBs. See also Brd
of Thails and Test Pelts.

Automatic Placement

An automatic facility for <u>Pincement</u>. You will need to provide fixed positions for connectors, to board outline, and possibly other constraints for height above beard, painting of components such as decoupling catpacitors, and the like. A program to take a Rats Nest and alter the connections paths to attain a pattern without crossing tracks, going outside the board area, entering disallowed areas, etc. Where necessary signals will move from layer to layer by changing sides at introduced VIAs. Surface mount pads needing to connect to a powerplane have **Automatic Routing**

repropriet staks and VIAs titroduced.

Many at Alexo of routing extext. Verax support 3 styles

Way at Alexo of routing extext. Verax support 3 styles

Input and horizontal on another. Come by it mades vertical on one

Input and horizontal on another. Come by it mades very quiekly and nearly,

but will not reach 100% completion. Vatanx includes the Basic router

but will not reach 100% completion. Vatanx includes the Basic router Autotrack' which can perform Bus Routing - a great time saver - Track Negking, and various other explicit activities not present in more advance

atain 100% completion. Vutrax includes the Rip-up Router Vuroute. Shape-Based & Other Schemes Advanced routers (with price and system demands to match) that will reach 100% completion if the layout Rip-up: A more sophisticated router including the capabilities of Basic routing, but which can remove and reroute signals to accommodate subsequent signals that can not be routed, and can lay track paths in very complex and imaginative ways when required. These routers can often

reasonably allows it. These routers are often provided as third party

The effective impedance of a track as determined by its width and association vith other tracks and any groundplane. See also Stripline. Frack Impedance

Narrowing of a PCB track to fit through a small space, for example to go between component pins. Wide tracks have advantages in boing less likely to be manufactured with discontinuities, less likely to erack over time, carry current with less heating, and therefore less stress on adhesives. Thus it is common to narrow a track only where necessary. See Track Width. Track Necking

Track Routing

Arranging the connections in a Rats Nest to achieve the required interconnections with no shorts or inadequate elearances. See Routing.

Track Width

The width of a <u>Track</u> on a <u>PCB</u> is determined by a combination of factors:

Must be wide enough that manufacturing is able to reliably produce a track with no breaks.

 Must be narrow enough to accommodate the density of signals required on Must be wide enough to carry the necessary current without excessive heating - see Track Current Canacity the design.

Mass moving a selection of Tracks, usually to pack them with minimum elearance to make room for further connections through the same area of the Frack Shuffling

Ď

Frack Pattern

Often groups of Tracks are routed in a similar pattern. Vutrax offers a feature to automate this process. See also Bus Routing

Frack Current Capacity
This is a quite complex area - there is a treatise on it at the Yutrax web site. See also Track Width.

A transistor where the current between Emitter and Collector is determined by a smaller current applied to the Base (i.e. a current amplifier), Fransistor, Bipolar

Fransistor, FET

On PCBs, a term referring to designing track layout to have an accurately defined Track Linpsdance, often consisting of a pair of conductors (either differential or A Field Effect Translstor - the current between Source and Drain is determined by the electrical field from an isolated Gate (f.e. voltage control). signal and return) running in parallel. Fransmission Line

Transistor Transistor Logic was the initial implementation of the 74xxnnn series logic (TTL being the form with xx omitted). Ξ

Sec also Stripling and Microstrip

XIND

and increasingly as a personal operating system. It is designed to be secure and various sorts (most Internet infrastructure machines use some form of UNIX) An operating system dating back to 1970 still widely used for <u>Networks</u> of extremely reliable - systems can run continuously for years.

Available for a wide variety of processors, but limited in acceptability until recently because of lack of cooperation between competing development

A graphical front-end X-Windows is available. See also Linux.

URL

Uniform Resource Locator - the textual form of addresses on the Internet. Note that separators are always 1/ rather than 11. e.g. the Vutrax web site has the URL

http://www.vutrax.co.uk/index.htm XXXX

Protocol:

Vector Image

¥

An image stored as a series of drawn lines. As such they can be scaled up and down without distortion, and osely manipolated to after positions of items. Modern display technology display images using BLI Image techniques. Convestion of a Vector image to a Bli Image at a choose racin is easy. Once in this form conversion back to a vector image, or changing of scale, is a slow and Examples of Vector Images are Vutrax and AutoCAD DXF graphics formats.

Some low cost or ad-hoc manufacturing processes do not provide the plated-through hote (which is difficult to manage without use of horrid chemicals and complex processing) and instead 'pin through' necessary connection, or arrange for layer changes to occur at components that can be soldered on both sides. connections between traces and/or Grannaplane on different layers (or on A hole drilled through the board that is then plated, to provide selected See also Laser VIA, Burled VIA and Blind VIA. Double Sided board, just the two sides).

A YIA produced by leser burning/vaporating slodes. Such VIAe can be very small, and Billing IVIAe can be produced in the same pass as through board VIAs by providing reflective copper at the deepest layer. VIA, Laser

A VIA that appear on one surface of a multilayer PCB, but stops part way through. PCBs may use a variety of Blind and Burled styles to attain higher VIA, Blind